



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

KID

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/241,695	02/02/1999	AKIHARU MIYANAGA	SEL123	9049

7590 02/19/2004

COOK MCFARRON & MANZO
200 WEST ADAMS STREET
SUITE 2850
CHICAGO, IL 60606

EXAMINER

HU, SHOUXIANG

ART UNIT	PAPER NUMBER
----------	--------------

2811

DATE MAILED: 02/19/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/241,695

Applicant(s)

MIYANAGA ET AL.

Examiner

Shouxiang Hu

Art Unit

2811

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE _____ MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 24 November 2003.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1, 15, 18, 21, 24, 28-33, 35-47 and 50-58 is/are pending in the application.
- 4a) Of the above claim(s) 35-41 and 50-55 is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1, 15, 18, 21, 24, 28-33, 42-47, 56-58 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Drawings

1. New corrected drawings are required in this application because the proposed drawing correction filed on 11-24-03 has been approved. Applicant is advised to employ the services of a competent patent draftsman outside the Office, as the U.S. Patent and Trademark Office no longer prepares new drawings. The corrected drawings are required in reply to the Office action to avoid abandonment of the application. The requirement for corrected drawings will not be held in abeyance.

Claim Rejections - 35 USC § 103

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 1, 15, 18, 21, 24, 28-33 and 42-47, as being best understood in view of the claim objections above, are rejected under 35 U.S.C. 103(a) as being unpatentable over Burr'340 (US 5,650,340) in view of Burr'951 (US 6,093,951).

Burr'340 discloses a semiconductor device having a MOSFET (Fig. 5; col. 14, lines 22-36; it is a bulk device that is commonly formed on a single crystal semiconductor substrate in the art), comprising: source and drain regions (136

Art Unit: 2811

and 138; n+) with a first impurity; a channel forming region (144) between the source and drain regions; an impurity region (147; p+) including a second impurity having a conductive type opposite to that of the source and drain regions, wherein the impurity region (147) is formed under the channel forming region and in the source region (see the similar p+ region 116 in Fig. 4G) and not in contact with the drain region; and a pair of LDD regions (136A and 138A). Burr further discloses that the channel forming region can have a doping concentration of $1 \times 10^{14} / \text{cm}^3$ through $1 \times 10^{16} / \text{cm}^3$ (see col. 5, lines 29-33) and the impurity region can have a doping concentration of $1 \times 10^{17} / \text{cm}^3$ through $1 \times 10^{18} / \text{cm}^3$ (see col. 6, lines 21-30), which naturally covers a concentration ratio that is between 1/100 and 1/10.

Although Burr'340 does not expressly disclose that the impurity region can be formed at a depth of 20 to 150 nm from the surface of the substrate, one of ordinary skill in the art would readily recognize that the impurity region can be formed at a depth of about 20 nm or deeper in order to maintain high mobility in the channel-forming region, as evidenced in the prior art such as Burr'951 (see col. 8, lines 24-31)

In addition, regarding claims 1, 15, 18, 21, 24, 28-33, although Burr'340 does not expressly disclose that the semiconductor device can have a plurality of above MOSFET, one of ordinary skill in the art would readily recognize that a semiconductor device normally integrates plurality of individual MOSFETs in order to form an integrated circuit with desired functionality.

Therefore, regarding claims 1, 15, 18, 21, 24, 28-33, it would have been obvious to one of ordinary skill in the art at the time the invention was made to make the semiconductor device of Burr'341 comprising the MOSFET with a plurality of the individual MOSFETs being integrated, and with the depth of the impurity region being about 20 nm or deeper, as taught in Burr'951, so that an integrated circuit with desired functionality and with high mobility in the channel-forming region would be obtained.

And, regarding claims 42-47, Burr'340 further discloses that the MOSFET can be used in CMOS (see col. 14, line 65, through col. 15, line 47) and that the MOSFET can be either a p-channel type or an n-channel type (see col. 11, lines 57-67, and col. 15, lines 63-64). Although Burr'341 does not explicitly disclose that such types of p-channel MOSFET and n-channel MOSFET can be used to form a CMOS circuit, one of ordinary skill in the art would readily recognize that CMOS structure is one of the most common basic structures in an IC device for achieving advanced functionality with reduced power consumption, and that a CMOS structure can be readily formed with an n-channel MOSFET and a p-channel MOSFET having a polarity opposite to that of the n-channel MOSFET.

Therefore, regarding claims 42-47, it would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate a p-channel MOSFET having a reverse polarity to the n-channel MOSFET of Burr'341 into the semiconductor device of Burr'341, and with the depth of the impurity region being about 20 nm or deeper, as taught in Burr'951, so that a CMOS semiconductor device having advanced functionality with reduced power

Art Unit: 2811

consumption and with high mobility in the channel-forming region would be achieved.

Regarding claims 18, 21, 24, 29-33 and 45-47, it is noted that it is old and well known in the art that semiconductor devices having MOSFETs with short channels can be used in various well-known devices with different functionalities, including microprocessors (such as RISC or ASIC ones), cellular phones, personal handy phone systems and portable computers (as evidenced in the prior art references such as Rostoker et al. (US 5,563,928; see co.3, lines 52-58) and Okumura et al. (US 5,945,972; see col. 2, lines 15-21)). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to make the semiconductor device of Burr'340 and Burr'951 and to use it in the above well-known devices for achieving desired device functionalities with improved performance.

Regarding claim 28, it is noted that the MOSFET in Burr'340 is a bulk MOSFET formed on a silicon substrate, and one of ordinary skill in the art would readily recognize that such a silicon substrate with the bulk MOSFET device is commonly formed of a single crystal silicon wafer.

Regarding claim 43, it is noted that Ar and P are the two most commonly used n-type impurities (see col. 12, lines 1-4 in Burr), boron is most commonly used p-type impurity in the industry (see col. 11, lines 60-63).

3. Claims 56-58 are rejected under 35 U.S.C. 103(a) as being unpatentable over Burr'340 in view of Burr'951, as applied to claims 1, 15, 18, 21, 24, 28-33

Art Unit: 2811

and 42-47, and further in view of Hook et al. ("Hook"; US 6,083,794), Mikoshiba (JP 56060061 A) and/or Okumura et al. ("Okumura"; US 5,945,972).

The disclosures of Burr'340 and Burr'950 are discussed as applied to claims 1, 15, 18, 21, 24, 28-33 and 42-47 above.

Burr'340 further discloses that the second impurity for the impurity region can be injected through an angled implantation (see col. 14, lines 33-36).

Although Burr'340 and Burr'951 do not expressly disclose that the implantation angle can be about 45 degrees, one of ordinary skill in the art would readily recognize that a 45-degreee implantation angle is well within the commonly recognized range for angled implantation with desired implantation profile, as evidenced in Hook (see the implantation angle of substantially about 45 degrees to the vertical in Fig. 2 for the impurity region 46 in Fig. 3). And, it is noted that the exact impurity injection direction is an art-recognized parameter of importance subject to routine experimentation and optimization.

In addition, although Burr'340 and Burr'951 do not expressly disclose that the channel is oriented along a $\langle 100 \rangle$ direction, one of ordinary skill in the art would also readily recognize that the channel in a MOSFET can be desirably aligned to a $\langle 100 \rangle$ crystal direction on a wafer parallel to a (100) crystal plane for minimizing the adverse piezo effect, as evidenced in Mikoshiba (Fig. 1), which comprises a gate (5) aligned along a $\{100\}$ direction on a (100) substrate. With the impurity injection direction being about 45-degrees to the vertical and the channel being aligned along a $\langle 100 \rangle$ direction, the impurity injection direction would be inherently along a $\langle 110 \rangle$ direction.

Art Unit: 2811

Furthermore, although Burr'340 and Burr'951 does not expressly disclose that the MOSFET device can be used as an EL display device, one of ordinary skill in the art would readily recognize that a MOSFET can be readily used in EL display units having an actively-addressed structure for good display quality, as evidenced in Okumura (see col. 28, lines 14-11).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to make the above semiconductor device collectively taught by Burr'340 and Burr'951 with the implantation angle being about 45 degrees, with the channel being aligned to a $\langle 100 \rangle$ crystal direction on a wafer parallel to a (100) crystal plane, and with the MOSFET being applied to an EL display device, as taught in Hook, Mikoshiba and/or Okumura, so that a desired EL display device with desired implantation profile and minimized piezo effect would be achieved. And, in such a collectively taught device, the impurity injection direction would be about 45-degrees to the vertical and the channel would be aligned along a $\langle 100 \rangle$ direction; thus the second impurity injection direction would be naturally along a $\langle 110 \rangle$ direction, which would then be inherently perpendicular to a plane having the smallest atomic density of the semiconductor substrate.

Response to Arguments

4. Applicant's arguments filed on 11-24-03 have been fully considered but they are not persuasive.

Art Unit: 2811

Applicant's main arguments include: Burr'951 does not teach that "the pocket region is located at a depth in the range of 20 to 150 nm from the stop of the substrate". In response, it is noted such feature upon which applicant relies are not exactly recited in the rejected claim(s). Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993). The rejected claims recites the subject matters that the impurity region is formed at a depth in a range of 20 to 150 nm from the surface of the semiconductor substrate. And, according to the original specification (see page 9, line 18, through page 10, line 17) and drawings (esp. see Fig. 3), the peak doped region 304 is readable as the recited impurity region in the rejected claims. Accordingly, the actual doped region 305 includes, but not limited to, the peak impurity region 304. It is consistent with what is taught in Burr'951, in which the peak of the impurity region is formed at a depth of 20 nm or deeper in order to maintain high mobility in the channel-forming region (see col. 8, lines 24-31).

Conclusion

5. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is

Art Unit: 2811

filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Shouxiang Hu whose telephone number is 571-272-1654. The examiner can normally be reached on Monday through Thursday, 7:30 AM to 6:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie C. Lee can be reached on 571-272-1732. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.


Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR

Art Unit: 2811

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

SH

February 10, 2004

A handwritten signature in black ink, appearing to read "Shouxiang Hu", written in a cursive style.

SHOUXIANG HU
PRIMARY EXAMINER